EXHIBIT B

Bounding uncertainty in the static timing analysis of digital PD-SOI circuits

(with application to static noise analysis)

TECHTAL ET STILL KOT STOLET


Columbia Integrated Systems Laboratory
Columbia University, New York, NY



Columbia Integrated Systems Laboratory

Advantages of SOI


- Reduced source/drain diffusion capacitance
- Improved stack performance
- Some reduction in wire capacitance
- Gives advantage to certain circuit families (e. g. passgates)



Target technology for experiments

- IBM Sematech "benchmark" technology
- $-L_{drawn}=0.35 \text{ um}$
- $-T_{ox}=4.5 \text{ nm}$
- $-T_{\text{box}} = 80 \text{ nm}$
- Core simulation technology is spice3f5 wrapped with an analysis accuracy! API and BSIM3-SOI models. Still debugging transient


Body voltage determined by...



- Capacitive coupling of gate, substrate, source, and drain
- Forward-bias diode currents at the source-body and drain-body Junctions
- Reverse-bias diode currents at the source-body and drain-body Junctions


State diagram view of body interactions

nMOS



Device physics in this picture

Each state transition involves a "capacitive" coupling kick:





Capacitive kicks largely "reversible" except for cases of forward-bias body discharge. But are important for "initial condition" analysis.

20 mV	5->4
-95 mV	5->3
1500 mV	5->2
200 mV	5->1
-20 mV/-1300 mV	4->5
-110 mV/-1500 mV	4->3
1450 mV/950 mV	4->2
200mV/-1500 mV	4->1
95 mV	3->5
125 mV	3->4
1650 mV	3->2
300 mV	3->1
-16 mV/-1800 mV	2->5
-1450 mV/-950 mV	2->4
-1300 mV/-2100 mV	2->3
-950 mV/-1700 mV	2->1
-200 mV	1->5
-200 mV	1->4
-300 mV	1->3
1200 mV	1->2


Device physics in this picture

dependent on deviation from the target. Each state has a steady-state target with relaxation time






ial condition" analysis



Signal Probability

 $P_s(x) = \frac{\text{Average fraction of clock cycles in which the}}{\text{steady state value of x is a logic high}}$



Signal Probability


B

$$P_s(A) = 0.5$$
$$P_s(B) = 0.5$$


$$P_s(Y) = 1 - P_s(A)P_s(B) = 0.75$$

Easily done with BDD techniques

$$P(^{\wedge}A) + P(A)P(^{\wedge}B)$$




onditional channel switching probabilities



independence of CCC input variables. Done through a path search assuming both temporal and spatial

Hazards

3



R max/min = 400/600

F max/min = 400/600

 $F \max / \min = 200/800$

 $R \max / \min = 200/800$

h = 1

D F max = 600

D F min = 400

DR max = NA


DRmin = NA

b = L

D R max = 800

D R min = 200

D F max = NAD R min = NA



Monte Carlo analysis

Inputs

signal probability of gate channel conditional probabilities on gate disposition channel conditional hazard R/F times


Process (done separately for min and max)
use first two cycles to establish initial
condition


on gate disposition


then use probabilities:

assign next gate using signal probability given next gate assignment, find S/D assignment given current state and next state, affect transition to achieve min/max result, allowing hazards


Monte Carlo results







Monte Carlo results (con't)





G/S/D = H/H/H

All probabilities are 0.5


 $T_{\text{cycle}} = 1000 \text{ psec}$

R/F min/max = 400 ps / 600 ps







ite Carlo results (con't)





 $R/F \min / \max = 400 \text{ ps} / 600 \text{ ps}$

7











,





Stochastic methods for timing

and noise?

assumptions of switching activity. subject to huge "initial condition" delay variability or noise sensitivity that can be reigned in with conservative Timing tool allows you to immediately identify paths

0 Body voltages can be applied to static noise analysis Integrated timing/noise/body voltage solution required!

0

in SOI show the greatest "discrepancy" between initial and Observation: Those circuits that have the most advantage steady state results.